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A Hierarchical Timing Simulation Model 
TZU-MU LIN AND CARVER A. MEAD 
Abstract-A hierarchical timing simulation model has been developed 
to deal with VLSI designs at any level of representation. A set of phys­
ically based parameters are used to characterize the hehavior and tim­
ing of a semantic design object (cell) independent of its composition 
environment. As cells are composed, the parameters of the composite 
cell can be determined from those of the component cells either ana­
lytically or by simulation. Based on this model, a behavior-level simu­
lator has been developed and combined with other tools to form an in­
tegrated design system that fully supports the structured design 
methodology. 
I. INTRODUCTION 
THE EXPLOSIVE advances in VLSI technology have generated opportunities for revolutionary system de­
signs. In order to successfully exploit these opportunities, 
there must be correspondingly aggressive advances in the 
supporting technologies and sciences. One question that 
must be addressed is how to manage the increasing com­
plexity of VLSI systems. Under the well-known struc­
tured-design methodology [11, [2], a design is partitioned 
into several levels of hierarchy, typically from the archi­
tecture level, block level, logic level to circuit level. This 
partitioning helps designers focus on one particular level 
of design at any given time, and allows the complexity of 
a large system to be managed effectively. 
A hierarchical design is best supported by a hierarchical 
simulator for determining its functionality and perfor­
mance. The difficulty of a hierarchical simulator, however, 
is that consistency between different levels of representa­
tion cannot be easily ensured. As pointed out in [2], to 
ensure this consistency requires a good deal of disci­
pline-in particular, a well-defined and consistent timing 
convention, and well-defined data types. If these disci­
plines are followed, then a system can be partitioned suc­
cessively into hierarchical levels of semantic cells. I 
The steady-state behavior of a semantic cell at any level 
of representation is the only information necessary to de­
fine its behavioral interface with other semantic cells. Fur­
thermore, any legal interconnection of several semantic 
cells is itself a semantic cell, and the behavior of the com­
posite cell can be derived from the behaviors of the com­
ponent cells in a consistent manner. Based upon the fixed­
point algorithm [5] to abstract the behavior of a semantic 
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I A s  opposed to syntactic cells. which are only used for ease of specification. 
and do not provide any abstraction. The results are due to Chen PI. 14]. 
cell from its implementation, Chen developed a Universal 
Hierarchical Simulator (UHS) that can be applied to de­
signs from transistor circuit-level to high-level communi­
cating sequential processes [3]. The UHS differs in a fun­
damental way from "mixed mode " simulators, in that it 
does not constrain the design to certain levels determined 
a priori, but rather allows the user to define levels that 
correspond directly to the conceptual blocks of the design. 
The hierarchical nature of the UHS allows the implemen­
tation details to be hidden, and therefore yields a clear 
conceptualization of the design and a very efficient simu­
lation. 
The main concern of the UHS is the functional behavior 
of a design, not the delay in physical time units. Time 
delay information is very important to designers because 
a chip is not correct if it does not run at the desired speed. 
On the other hand, most simulators that offer accurate time 
delay information r6], [7] tend to carry too much analog 
detail; no simple abstraction or composition rules have 
been derived to allow hierarchical treatment of a compli­
cated design. Traditional logic-delay simulators do not al­
low accurate enough modeling of the delays introduced by 
wiring in a VLSI chip. As the complexity of VLSI systems 
increases, the demand becomes more and more urgent for 
a UHS style simulation model with the capability of gen­
erating physical timing relations. 
To establish such a hierarchical timing model, two 
pieces of work have been done: 1) an MOS transistor-level 
(bottom-level) delay model that serves as the basis, and 2) 
a general composition rule for deriving the behavior and 
timing of a high-level cell from those of the lower-level 
component cells. The transistor-level model was presented 
in [8], [9]; the general composition rule is discussed in 
this paper. For any timing discipline, there exists a way to 
partition a system such that every subsystem is a semantic 
cell. In this paper, two-phase synchronous sytems are used 
as an example to illustrate the principles used in our hi­
erarchical timing model. These principles apply equally 
well to other timing disciplines rIO], [11], and can be ex­
tended as necessary. 
This paper uses the results of our transistor-level model 
which are summarized in Section II. In Section III, se­
mantic cells of two-phase synchronous systems are char­
acterized. Composition of semantic cells is discussed in 
Section IV. A set of parameters are used to characterize 
the behavior and timing of a semantic cell independent of 
its composition environment. As cells are composed, the 
resulting cell can be described in the same way by the 
same set of parameters. The number of such parameters 
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is linearly proportional to the number of connection ports 
of a cell. The parameters of the composite cell can be 
determined from those of the component cells either an-
alytically or by simulation. In Section V, the timing of an 
nMOS static programmable logic array (PLA), as an ex-
ample, is abstracted from its circuit structures into func-
tional form. Data abstraction is discussed in Section 6. 
Embedded in the Smalltalk programming environment 
[ 12], [ 13], a hierarchical behavior-level timing simulator 
has been developed, and is discussed in Section VII. An 
integrated design system that fully supports the structured 
design methodology is presented in Section VIII. 
II. MOS DELAY MODEL 
Every transistor group of an MOS circuit is modeled by 
an RC network for estimating delays [9], [ 14]. The defi-
nition of delay is based on that proposed by Elmore [ 15]. 
Three parameters R, C, and Dare used to carry the delay 
characteristics of a two-port RC network, independent of 
its size and composition environment. R is the series re-
sistance between the input and the output port, C is the 
total capacitance inside the network, D equals the internal 
delay, the delay of the output port when the input port is 
driven directly by the signal source, and the output port is 
open. These three parameters are well-defined in the sim-
ple RC case (D equals the RC time constant), and can be 
derived analytically as the networks are composed in var-
ious ways. 
The above discussion applies to any general RC net-
works with parallel and bridge connections and initial 
charge distributions. For RC tree networks, an efficient 
algorithm (TREE) exists to calculate the delays of all the 
nodes in the following two steps. 
1) The load capacitance Cf of every node i is accu-
mulated and propagated from the loading ends towards 
the driving end of the tree. If node i is a leaf node, then 
Cf = C;. Otherwise, Cf = C; + Ej cf, where index j 
ranges over all succeeding nodes of node i, and C; is the 
node capacitance of node i. 
2) The delay of every node is calculated incrementally 
from the driving end towards the loading ends: T; = Trul 
+ r;Cf, where p(i) is the parent node of node i, Trul is 
the delay of node p(i), and r; is the resistance between 
node p(i) and node i. (1) 
This algorithm can be extended to deal with tree net-
works where every branch is a two-port RC network. The 
two steps of calculation are modified as follows (the dif-
ferences are underlined). 
l ') Load Capacitance Cf: if node i is a leaf node, then 
Cf= C;. Otherwise Cf= C; + Ej(CJ + C;), where C;.i 
is the C parameter of the two-port RC network between 
node i and node j. 
2 ') Delay Value T;: T; = Trul + RruJ.i Cf + DpUJ.i• 
where RpUJ.i and Drul.i are the Rand D parameters of the 
two-port RC network between node p(i) and node i. (I') 
In this paper, the R, C, and D characterization of two-
port RC networks is generalized to semantic cells at any 
level of representation. In this new context, R means the 
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driving resistance of an output port, C means the loading 
capacitance of an input port, D carries the internal delay 
due to logic propagation, assuming the output port is open, 
and the input port is driven directly by the signal source. 
When cells are composed, the delay due to wires can be 
determined by the TREE algorithm based on the R param-
eter of the driving cell, the C parameters of the loading 
cells, and the structure and the R, C values of the inter-
connects (Section IV). Note that, as far as delay is con-
cerned, a uniformly distributed RC line is equivalent to a 
three-element lumped RC-7r network [9]. 
III. SEMANTIC CELLS IN Two-PHASE SYNCHRONOUS 
SYSTEMS 
In a two-phase synchronous system, all operations are 
initiated by global clocks. The period of a clock phase (the 
period from the rising edge of one clock to that of the 
other clock) is greater than the maximum amount of time 
necessary to complete any computations that occur during 
that phase. The results are then ready to be latched by the 
clock of the other phase. If the system is partitioned ac-
cording to the phase relationships, then every partition of 
the network is a semantic cell. The reason is as follows: 
When clock ¢ 1 goes high, the inputs of all ¢ 1 cells switch 
to the results of the previous ¢ 2 computations, and remain 
stable during the rest of the clock phase. Although the 
outputs of these cells may switch several times during this 
period, the intermediate results are stopped by clock ¢ 2 , 
and have no effect on the system behavior. Only the steady-
state value of an output is of importance, and all internal 
nodes are stabilized at the end of this period. A ¢ 1 cell 
can be abstracted by its steady-state behavior to interface 
with the rest of the system, and thus is a semantic cell. 
Similarly for ¢ 2 cells. 
A cell thus partitioned can be represented by the struc-
ture shown in Fig. 1. All inputs of the cell (except clocks) 
are controlled by pass transistors gated by a clock signal. 
All outputs are static with no pass transistor blocking the 
way. Such a cell, called a "clocked-cell" by Chen [3], is 
the primitive building block of any synchronous system. 2 
A semantic cell in a two-phase synchronous system is 
recursively defined: it is either a clocked-cell or a legal 
composition of semantic cells. A phase attribute is asso-
ciated with each input to, and each output from a semantic 
cell indicating the active phase of the input or output port 
of the cell. A legal composition of semantic cells is such 
that the following two conditions are satisfied. 
a) ¢ 1 inputs connect to ¢ 2 outputs, and vice versa. 
b) The period for both phases is sufficient for all cir-
cuits active during that phase to reach their steady 
states. (2) 
The checking of the first condition of (2) is purely syn-
tactic. The second condition is a strong one, and can be 
checked for every cell without regard to how it will be 
2 Pass transistors arc the most common clocking primitive in MOS designs. 
The same comments apply to any clocked signal gating discipline. 
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Fig. 2. Effective </> 1 and </> 2 clock periods. 
interconnected. It is often desirable, however, to relax the 
second condition to allow the borrowing of time between 
¢ 1 and ¢ 2 , as often implemented in practical designs. A 
¢ 1 cell is not required to reach its steady state before the 
rising edge of ¢ 2 . As long as all inputs to ¢ 2 cells are 
stabilized by the falling edge of ¢ 2 , a circuit can be made 
to function correctly. The "effective clock period" of a <P 1 
cell starts from the rising edge of ¢ 1, through the rising 
edge of ¢ 2 , until the falling edge of ¢ 2 (Fig. 2). Similarly 
for a ¢ 2 cell. To allow borrowing time between ¢ 1 and ¢ 2 , 
condition (2. b) is replaced by the following three weaker 
conditions. Note that the term "period" refers to the ef-
fective clock period of a cell. 
l) The network activities of two consecutive periods of 
the cell are loosely coupled, so that each period may 
be considered independently. 
2) The response of the cell at any period can be de-
scribed analytically with reasonable complexity. 
3) The period of each phase is sufficient for all inputs 
of that phase to stabilize before the falling edge of 
that phase. (3) 
One possible interpretation of conditions (3.1) and (3.2) is 
as follows. 
• When the cell is excited at any period, all nodes in 
the cell stabilize to a fully charged or discharged state 
before the next period starts. (3.1 ') 
If (3.1 ') is satisfied, then one needs not keep track of 
the stored charge of the internal nodes any more. Al-
though it is necessary to record the logic states of latches 
of a sequential circuit, the number of latches is usually 
much smaller than the total number of internal nodes in 
the network. 
Given one clock period, an input of a cell may switch 
once, more than once, or not switch at all. In general, 
there are infinite number of input patterns that need to be 
considered. To make the situation tractable, the following 
requirement is imposed. 
• During any given period, the state of every input port 
switches at most once. (3.2') 
In summary, conditions (3.1 ') and (3.2 ') determine 
whether or not a clocked-cell is a semantic cell. Note that 
these two conditions refer to interactions among cells. 
Therefore, whether a cell is a semantic cell depends not 
only on its content, but also on how it is interconnected 
with other cells. 
Depending on individual applications, conditions (3.1 ') 
and (3.2') can be further relaxed to assure that every 
clocked-cell is a semantic cell. However, more compli-
cated expressions are required to describe the timing of 
such a cell. In this paper, conditions (3.1 ') and (3.2 ') are 
used as an example to illustrate the general idea of our 
timing model. These two conditions, or the stronger con-
ditions (2.a) and (2.b) are believed to be satisfied by 
clocked-cells of most synchronous digital systems. The 
set of timing parameters presented at the end of Section 
IV are based on these two conditions. 
Syntactically, a clocked-cell can be further decomposed 
into gate-level cells. According to the argument at the be-
ginning of this section, clocked-cells are the smallest pos-
sible semantic cells in synchronous systems. With the re-
laxation of condition (2.b), however, it is possible to treat 
gate-level cells as sem<ntic objects. In particular, if both 
conditions (3.1 ') and (3 2') are satisfied by the gate-level 
cells decomposed from a clocked-cell, then the timing of 
the clocked-cell can be derived from the timing values of 
these gate-level cells analytically. The PLA example of 
Section V is treated this way. 
MOS transistors are, in general, bidirectional devices; 
the signal may flow in either direction. For a semantic cell, 
however, the direction of every connection port must be 
determined. Note that this restriction does not exclude the 
possibility of an //0 port. Although the direction of such 
a port changes dynamically, at any given clock period, it 
is either an input or an output. An illegal situation results 
when two input ports of a cell are shorted by a conducting 
path of pass transistors within the input network of the 
cell. We assume that some discipline has been applied in 
the input network to assure "no fighting" between driven 
signals [ 16]. 
IV. COMPOSITION OF SEMANTIC CELLS 
Consider a semantic cell with n input ports (/1 .... ,,,) and 
m output ports (01, ••• • m). From the previous discussions, 
every input or output state of the cell switches at most 
once during any given clock period. Suppose, during the 
current clock period, the input states of the cell switch to 
V/1, ... ,n at time T/1, ... ,n, respectively. Note that all TI 
values of a semantic cell under condition (2) are equal to 
0, because new input values enter the cell on the rising 
edge of the clock (the reference time). In general, the Tl's 
may admit any nonnegative values. Suppose the output 




Fig. 3. Cells and interconnections. 
states are updated to V01, ... ,m, and stabilized at time 
T01, ... ·"" respectively. Note that, in general, the values 
of the TI' s depend on the driving resistances at the input 
ports, and the TO's depend on the loading capacitances at 
the output ports. Consider the general situation of inter-
connections among cells indicated in Fig. 3(a). An "in-
terconnection" (or "net") is always of a tree structure, in 
which there are several loading nodes (referred to as nodes 
N1, ... ,s), and only one driving node (node N0 ). Although 
there are more than one driving nodes in the case of a bus, 
we assume a discipline in which only one driving node is 
active at any given period. All nodes in the net are logi-
cally equivalent because there are no transistors separat-
ing them. However, due to the stray resistances and ca-
pacitances of the interconnection wires, these nodes are 
not electrically equivalent, and their delay values are dif-
ferent. According to our transistorlevel delay model, every 
driving or loading node of the net is contained in a tran-
sistor group that can be approximated by an RC network 
for estimating delays. 
Note that the input port of the two-port RC network that 
contains the driving node N0 is connected directly to the 
signal source (this network is denoted by M 0 ). The output 
port of the two-port RC network that contains the loading 
node Ni of the net is open (this network is denoted by M;, 
i = 1, · · · , s). Let Nf denote the node at the output port 
of Mi. Referring to Fig. 3(a), the net combines all these 
two-port RC networks into one RC network through which 
these cells interact (this resulting network is referred to 
as MNET)· 
The delays of all nodes in network MNET can be calcu-
lated using the extended TREE algorithm (I'). 
Consider the RC network derived from MNET by the fol-
lowing operations: 
• Replace the two-port RC network M0 by Rm where R0 
is the R parameter of MO' 
• Replace the two-port RC network M; by Ci, where C; 
is the C parameter of M;, i = 1, · · · , s. 
This derived RC network is indicated in Fig. 3(b). With 
the 3-element 7!'-approximation, every branch of this net-
work is a resistor so that the simple TREE algorithm (1) 
can be applied. Except for the R0 (driving resistance) and 
C;' s (loading capacitances), all capacitances and resis-
tances in this derived network come from interconnection 
wires. The delay properties of a composition of cells are 
based on the following theorem: 
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Theorem 1. Let Tt and T; denote the delays of node 
Nf in the original and derived MNET, respectively, i = 1, 
· · · , s. Then Tt = T; + D,, + D;, where D0 and D; are 
the D parameters of M0 and M;, respectively. 
Proof' 
First note that the load capacitance of every node in the 
net is the same for both the original and the derived MNET· 
Let t'/:, t,,, tr, and t; be the delays of node N 0 and N; in the 
original and the derived MNET• respectively. The proof of 
the theorem proceeds from the driving end towards the 
loading ends of MNET· 
• Node N0 : The signal source is the parent node of 
node N 0 in both the original and the derived MNET· 
In the original network, t'/: = R0 c; + D0 , where c; 
is the load capacitance of node N0 • In the derived net-
work t0 = R0 c;. Therefore, t'/: = t0 + Da-
• Node N;: Note that all the branches in the net bee 
tween node N0 and N; are pure resistors. Therefore, 
the two algorithms add the same amount of delay to 
both tt and t0 to obtain the values of tr and t;, re-
spectively. Thus tf - t; = t'/: - t 0 = D 0 • 
• Node Nf: Node N; is the parent node of Nf in the 
original NNET· Thus T;* = t;* + D;. In the derived 
MNET' T; and t; refer to the same node. Thus T; = t;. 
Combining the results of the above three items, T'f = 
T; + D0 + D;. • 
Note that D0 and D;'s in the above theorem are only 
functions of individual cells, and are independent of the 
interconnection. On the other hand, T; is only a function 
of the interconnection, and is in dependent of the internal 
behavior of any of these cells. The ability to derive Tr 
from these three terms analytically makes if possible to 
abstract and compose timing of cells. 
Timing Parameters 
In summary, the behavior and timing of a cell with n 
input ports (IL .. ., 11), m output ports (01,. .. , 111), and t in-
ternal states (S1 •... ) can be characterized by the follow-
ing set of parameters: 
l) VO; for i = 1, · · · , m: the logic state of output O; 
after the network has stabilized. 
2) TO; for i = 1, · · · , m: the time when output O; is 
stabilized (all the output ports are open and input ports 
directly driven by signal sources). 
3) VS; for i = 1, · · · , t: the internal state S; after the 
network has stabilized. 
4) CI; for i = l, · · · , n: the load capacitance of input 
I;. 
5) RO; for i = 1, · · · , m: the driving resistance of 
output O;. (4) 
These parameters are evaluated each time any input of 
the cell switches during a clock period. In general, these 
parameters are functions of 
• VI; for i = 1, · · · , n: the state of input I; that excites 
the cell. 








Fig. 4. Structure of a static nMOS PLA. 
• TI; for i = 1, · · · , n: the time when the state of I; 
switches to VI;. 
• VS)0l for i = 1, · · · , t: the internal state S; before 
the cell is excited. 
• vo~O) for i = 1, ... , m: the state of output O; before 
the cell is excited. 
Among the five items of (4), RO's, Cl's, and TO's are 
generalizations of the R, C, and D parameters of a two-
port RC network. VO's and VS's describe the logical be-
havior of the cell. These two items are not necessary in a 
two-port RC network because the state of the output port 
simply follows that of the input port. 
V. ABSTRACTION OF CIRCUIT BEHAVIOR AND TIMING 
Consider the structure of a static nMOS PLA shown in 
Fig. 4(a). According to the phase relationships, this cir-
cuit is partitioned into two clocked-cells: Bi is active dur-
ing ¢ 1, and B2 is active during ¢ 2• The structure of B2 is 
very simple: every feedback or output term corresponds 
to either an inverting or non-inverting buffer. Each buffer 
contains two inputs(/ and ¢ 2), one output, and no internal 
states. The schematic diagram and associated circuit pa-
rameters for an inverting buffer are shown in Fig. 4(b). 
The set of parameters for describing the logic and timing 
of this buffer is indicated in Table I. Vh is the state of input 
/, and Tlq,, is the time when clock ¢ 2 rises. We assume that 
input I is -stabilized before Tlq,,; therefore Th is zero, and 
not shown in the table (the general case is discussed in 
[ 17]). A subscript 2 is associated with every parameter in 
the table indicating that they belong to clocked-cell B2 . 
The T02 value in the table is based on the assumption that 
TABLE l 
TIMING PARAMETERS OF AN INVERTING BUFFER 
VIJ = 1 VIJ =0 
V02 0 1 
T02 Tl0, + R1C1 + R2C2 + R,C3 Tl0, + R1C1 + R3C2 + RsC3 
CJ, c, c, 
RO, R, Rs 
TABLE JI 
TIMING PARAM"TERS OE AN r-INPUT NOR GATE 
case I (0-+ I) 2 (I-+ 0) 
TO TO= (max'_, Tl,)+ R .. CL TO= Tl,+ R,Ci 
Cl1, ... ,, C1, ... ,, .. ___ <!_1,._::·~ 
RO RP 1/1 
.. -
the output state is switched. Otherwise, T02 is 0. Note 
that all the formulas in Table I are as accurate as if the 
circuit were simulated using the transistor-level delay 
model. The performance and accuracy of the transistor-
level model are presented in [9]. Because of the simplicity 
of this model, the output timing can be explicitly ex-
pressed as a function of the input logic and timing. The 
advantages of functional evaluation over operational sim-
ulation are both faster execution speed and the possibility 
of abstraction for high-level representations. 
Clocked cell B 1 can be decomposed into three gate-level 
subcells: Bi, i contains the input buffers. Bu is the AND-
plane. Bu is the OR-plane. Both conditions (3.1 ') and 
(3.2') are satisfied by these three subcells. Therefore. the 
timing parameters of Bi can be derived from those of the 
three subcells. B1. i can be treated in the same way as cell 
B2 • B1,2 and Bu are both (a collection of) multi-input NOR 
gates. Refer to Fig. 4(c) for the transistor circuit of an r-
input NOR gate. The timing parameters of a single NOR 
gate are considered for the following two cases: 
1) All the pull-down transistors are turned off. 
2) Only one, say the j th, pull-down transistor is turned 
on. 
The timing parameters in the above two cases are in-
dicated in Table II. 3 
The values in case I are used for 0 --> l transitions, and 
those in case 2 are used for l --> 0 transitions. The delay 
values estimated for 1 --> 0 transitions are always conserv-
ative since only one pull-down transistor is assumed. The 
general situation when more than one pulldown transistors 
(in series or in parallel) are turned on is discussed in [ 17]. 
For the PLA, the output delay of an AND plane under these 
conditions will be dominated by the pullup of the follow-
ing OR plane, and hence the issue is largely academic. 
Let TOi,i• ROi.;, and C/1.i be the timing parameters of 
cell Bu for i = 1, 2, 3. These values can be determined 
from Table I and Table II, respectively. Cell Bi is com-
posed from these three subcells, and the stray capaci-
tances and resistances of the interconnection wires are in-
dicated in Fig. 4(d). The results are as follows: 
'The composition of delays may be done either at the input side or at the 
output side. The TO values in the tables are composed at the input side. 
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• T01 = T01, 1 + R01, 1(Ca + C/1,2) + ! RaCa + 
T01, 2 + R01,2(Ch + C/1,3) + ! RbCh + 
TOu 
• R01 = ROu 
• C/1 = C/1_ 1, 
Up to this point, B 1 and B2 are analyzed independently. 
Again, the TREE algorithm is used to combine these two 
cells together. During a ¢ 1 period, cell B2 drives cell Bi, 
and the output timing of B 1 is equal to T0 1 + R02 • C/1. 
Likewise, the output timing of B2 , during a </>2 period, is 
equal to T02 + R01 · Ch. 
VI. DATA ABSTRACTION 
The data used in previous sections are of type "bit." 
The timing discipline at this level of representation is the 
"non-overlaping tow-phase clock." This discipline as-
sures that adjacent cells interact only at the bit level, not 
at the "analog-voltage" level. As a result, the behavior 
and timing of individual cells can be abstracted into func-
tional form. 
In addition to functional abstraction, our timing model 
also allows data abstraction. To illustrate the principle, 
consider an n-bit bit-serial multiplier such as the one pro-
posed in [ 18]. In this implementation, every n consecutive 
bits into or out of the multiplier are interpreted as one unit 
(a serial word). The interaction between any two adjacent 
words are restricted to happen only at the word level, not 
at the bit level: a property that is true for any bit-serial 
data path. One common technique to assure this property 
is by using a "data-stationary" control synchronized with 
the least significant bit of data. 
The timing of a word-level cell is also characterizable 
by the R, C, and D parameters. Taking the multiplier as 
an example, D is the minimum clock period required for 
any internal computation times the number of stages of 
the multiplier. The minimum clock period can be deter-
mined by simulating one stage of the multiplier using the 
bit level representation. The complexity of one such stage 
of circuit is manageable, and the critical path and the min-
imum clock period can be easily determined. The R and 
C parameters carry the driving and loading characteristics 
of the connection ports. These parameters are used to 
check if the clock period needs to be increased due to 
external connections. The consistency between the bit-
level and the word-level representations can be established 
either by a comparison of simulation results, or by formal 
arguments such as the fixed-point approach described by 
Chen [3]. 
VII. IMPLEMENTATION OF A BEHAVIOR-LEVEL 
SIMULATOR 
Two kinds of cells are distinguished in our hierarchical 
timing model: leaf cells and composition cells. Leaf cells 
are the primitive components that have no subcompo-
nents. A composition cell is a legal composition of leaf 
cells and other composition cells. With each leaf cell is 
associated a logic and timing description, which is valid 
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for all possible input patterns and driving and loading con-
ditions of the cell (as long as the composition preserves 
the semantics of individual component cells). To obtain 
such a description, any circuit or timing simulator can be 
used. 
With each composition cell are associated a number of 
subcells which may be either leaf cells or composition 
cells, and a set of nets indicating how these subcells are 
connected. There is no explicit logic and timing descrip-
tion for a composition cell. However, it is possible to de-
rive such a description from the descriptions of its subcells 
either analytically or by simulation. Once the logic and 
timing description of a composition cell is obtained, the 
composition cell is reduced to a leaf cell, and the details 
of its implementation can be eliminated. 
Note that a leaf cell may be as simple as a single in-
verter, or as complicated as the entire data path of an ALU. 
Obviously, it requires the flexibility of a general purpose 
programming language to specify the behavior of such a 
cell. This flexibility is in contrast to most other simulators 
in which circuits are expressed in terms of only a few dif-
ferent types of primitives whose behaviors are very rigid, 
and predefined by the simulators. 
Instead of designing yet another hardware description 
language, we embedded the simulator in an existing pro-
gramming environment. Smalltalk [12], [13] was selected 
because its object-oriented programming model matches 
our semantic cell-oriented simulation model in a very nat-
ural way. The "messages," "methods," (functions) and 
"data" of an object correspond respectively to the inter-
face parameters, internal behavior, and internal states of 
a cell in our simulation model. All debugging tools of the 
Smalltalk system can be directly applied to investigating 
and manipulating the design objects of HITSIM in a hi-
erarchical manner. 
7.1 Specification of a Cell 
"Object," "Class," and "Instance" are the three major 
concepts in Smalltalk. All information in the Smalltalk 
system is represented as an object. Objects that respond 
to the same messages in the same way can share the same 
generic definition. The generic definition is called a class. 
Objects generated from this definition are called instances 
of the class. 
In a structured VLSI design, a cell (or a family of cells) 
is often specified once, and may be instantiated in several 
different places. Using the Smalltalk terminology, speci-
fication of a cell corresponds to setting up a class, and the 
actual instantiations of the cell correspond to creating in-
stances of the class. 
Corresponding to the two kinds of cells in our hierar-
chical simulation model, there are two predefined classes 
in HITSIM: "LeafCell" and "CompositionCell." These 
two classes contain methods to transform cell specifica-
tions provided by the user into suitable classes and meth-
ods for performing timing simulation. All leaf cells spec-
ified by the user will become a subclass of the class 
"LeafCell"; similarly, for composition cells. 
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sl s2 
s C1 C2 
cin cout 
f--+ c t --> --+ f--+ -->f-> 
a b 
al bl a2 b2 
Fig. 5. A three-bit adder. 
The three-bit adder shown in Fig. 5 is used as an ex-
ample to illustrate the specification and simulation of cells 
in HITSIM. This adder is decomposed into two levels of 
hierarchy: the top-level composition cell consists of a one-
bit adder (a leaf cell) and a two-bit adder (a composition 
cell). The two-bit adder, in turn, is composed of two one-
bit adders. 
A leaf cell can be specified by sending the following 
message to the class "Leaf Cell". 
name: #(aString) 
inputs: #(one or more (inputSpec)'s) 
outputs: #(one or more (outputSpec) 's) 
states: #(zero, one or more ( stateSpec) 's) 
behavior: ' (Smalltalk code)'. (5) 
( aString) of (5) specifies the name of the leaf cell. 
(inputSpec) 's, (outputSpec) 's, and (stateSpec) 's spec-
ify the name and other attributes of the input ports, output 
ports, and internal states of the leaf cell: 
1. One ( inputSpec) corresponds to each input port, and 
consists of two items: the name and the loading capaci-
tance of the input port. 
2. One ( outputSpec) corresponds to each output port, 
and consists of three items: the name of the output port, 
and two values of driving resistance: the first used for 1 
~ 0 transitions and the second used for 0 ~ 1 transitions. 
3. One ( stateSpec) corresponds to one state variable, 
and consists of only one item: the name of the variable. 
(Smalltalk code) in (5) is a text of Smalltalk source 
code for describing the logic and timing of the leaf cell: a 
mapping from the input states, current internal states and 
input timing to the output states, next internal states and 
output timing of the cell. Any construct of the Smalltalk 
language can be used in this text. If auxiliary variables 
are needed for the computation, they can be declared here. 
The one-bit adder of Fig. 5 is specified as follows: 
LeafCell name: #Addl 
inputs: #((a 1) (b 2) (c 1)) 
outputs: #((s 42 12) (t 38 10)) 
states:#() 
behavior: 's ._ (a xor: b) xor:c 
t ._ a ifTrue:[b or:c] ifFalse:[b 
and:c]. 
Ts ._ PhyTime + 8 
Tt ._ PhyTime + 10'. (6) 
Upon receiving the above message, class "LeafCell" 
creates a subclass of its own, called .. Add I" with the fol-
lowing six instance variables: a, h, c, s. and tin which the 
logic values of the corresponding input and output ports 
can be stored. Ts and Tt store the timing outputs sand t. 
The prefix T to the name of an output port is a convention 
adopted by HITSIM to associate timing with the output 
port. In general, if a cell contains m inputs, 11 outputs, and 
l internal states, then m + 211 + I instance variables are 
created. These variables are referred to in the behavior 
section of message (6). Input timing is not always required 
to specify the logic and timing of a cell. For instance, the 
output timing of cell Add 1 depends only on the time when 
the cell is excited ("PhyTime", a global variable used in 
HITSIM) so that no additional variables are created for 
individual input ports. In case the timing of a particular 
input port is important in the specification of a cell, it must 
be declared explicitly as a state variable. 
After class "Add I" is created with its associated in-
stance variables, the behavior section of the message is 
passed to the Smalltalk compiler, which returns a 
"compiledMethod" under message heading ''cell-
Excited." Again, this heading is a convention used in 
HITSIM. This compiledMethod will be executed every 
time the message "cellExcited" is sent to an instance of 
the class. Note that users always interpret the data types 
of instance variables in their own way. For cell Add I, all 
input and output states are of type Boolean. For other eel ls, 
other data types may be used. During composition, proper 
coersion cells may be inserted between ports of different 
types. As to delay parameters. the unit for timing is na-
noseconds; that for resistance is kilometers and that for 
capacitance is picofarads. 
Remarks: 
• Implied in message (6) is that, whenever an input of 
cell Add I changes state, the same code (cell Excited) 
is executed. In many practical circuits, however, dif-
ferent actions may be required when different inputs 
change. The capability of defining input-specific ac-
tions is also included in HITS IM: examples can be 
found in [17]. 
• Clocks are not treated as special signals in HITS IM, 
although they can be made special by the user in the 
specification of the methods of the cell. For instance, 
a specification of the form "Phase I itTrue:[ · · "]'' 
is often used for a cell active during Phi I. When 
Phase_ I is low (false). effectively nothing happens 
when this specification is executed. 
A composition cell is specified by sending the following 
message to the class CompositionCell: 
name: #(aString) 
inputs: #(one or more ( inputPortSpec) 's) 
outputs: #(one or more (outputPortSpec) 's) 
subcells: #(one or more (subcellSpec)'s) 
connections: #(one or more (connectionSpec) 's). (7) 
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Every ( inputPortSpec) or ( outputPortSpec) of (7) cor-
responds to an input or output port of the composition cell, 
and consists of only one item: the name of the port. The 
loading capacitances and driving resistances need not be 
specified because these values are all implicit in the con-
nection list. Also, there are no explicit internal states of a 
composition cell. 
Every ( subcellSpec) of (7) corresponds to a subcell of 
the composition cell, and consists of two items: the in-
stance name and the class name of the subcell. A subcell 
is either a leaf cell or a composition cell. Every 
( connectionSpec) of (7) corresponds to an interconnec-
tion net, and consists of two items: the name of the driving 
node, and a tree structure describing the topology and 
physical parameters of the net. This structure is typically 
generated from a router interface. 
The two-bit adder of Fig. 5, for instance, is specified as 
follows. Similarly, for the three-bit adder. 
CompositionCell name: #Add2 
inputs: #(al bl a2 b2 cin) 
outputs: #(sl s2 cout) 
subcells: #((Cl Addl) (C2 Addl)) 
connections: #(((Cl t) 2 1 (C2 c)) 
7.2 Simulation of a Cell 
In HITSIM, simulation is always performed on a com-
position cell (referred to as the top-level composition cell). 
This composition cell may be as complicated as an entire 
system consisting of several levels of hierarchy, or as sim-
ple as a composition cell that contains only one leaf cell. 
Depending on the level of abstraction currently under in-
vestigation, a cell under the top-level composition cell may 
be represented either as a composition cell or as a leaf cell. 
Note that different data types may be used when the same 
design is represented at different levels of abstraction. 
Given a top-level composition cell and the level of abstrac-
tion of its component cells, the following actions are taken 
before the actual simulation starts. 
1) An instance of the cell together with all the subcells 
under its hierarchy is created. 
2) All the nets that span over more than one composition 
level are flattened, the delay values among the driving node 
and loading nodes of the net is calculated, and proper 
pointers among the nodes are established for preforming 
simulation. Note that, in addition to the input and output 
ports of the top-level composition cell, only leaf cells are 
involved in the simulation process. No overhead is spent 
on travelling through the intermediate-level composition 
cell. The nodes involved in the simulation process are 
classified into two groups: 1) driving end of a net which 
is either an input of the top-level composition cell or an 
output of a leaf cell; 2) loading end of a net which is either 
an output of the top-level composition cell or an input of 
a leaf cell. 
HITSIM is an event-driven simulator. Associated with 
every event are the time to excite the event, the node to 
switch, and the target state of the node. When an event is 
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scheduled, a pointer is established from the corresponding 
node to the event for possible cancellation or rescheduling 
of the eveµt later. The following pseudo-code indicates the 
main loop of the simulation process. 
while notEmpty(EventQueue) do 
begin 
take the first event from the EventQueue; 
update the (global) physical time; 
case (the node corresponding to the event) of 
driving node of a net: 
schedule (cancel or reschedule) all the loading 
nodes of the net to switch 
at time determined by the delays calculated 
for the net; 
loading node of a net: 
end 
end 
for all the leaf cells that is affected by the node 
do 
begin 
execute the code that specify the behavior 
and timing of the cell; 
schedule (cancel or reschedule) the affected 
outputs of the cell to switch 
at time determined by the output timing; 
end 
7.3 Simulation Results 
RC-based transistor-level simulators [9], [ 19] are capa-
ble of analyzing the timing of digital MOS circuits with 
resonable accuracy. For circuits containing less than one 
hundred transistors, this type of simulators run two to 
three orders of magnitudes faster than SPICE simulation 
[6]. The ratio grows drastically as the size of circuits in-
creases. By imposing timing disciplines on the design and 
partitioning of circuits, HITSIM speeds up the simulation 
further by achieving the following: 
1) functional abstraction: circuit timing is expressed in 
functional form and is directly executable. 
2) data abstraction: different levels of representation can 
be used to express the behavior and timing of a design in 
a consistent manner. 
The level of accuracy is the same as the RC-based tran-
sistor-level simulators, and the performance advantage is 
enormous. For a typical simulation run on a 32-bit bit-
serial multiplier, the speedup is 10-30, if the circuit is 
simulated under the bit-level representation. If the word-
level representation is used, the speedup is about 500-
2000. 
To compare HITSIM with other functional simulators, 
a PLA with 20 inputs and 60 min-terms is simulated using 
HITSIM with mixed integer and bit representations. Using 
the same representation, the behavior of the PLA is hard-
coded in Pascal, and excuted on a HP-9836 workstation. 
This station is of comparable hardware capability as the 
Xerox Dolphin workstation in which the HITSIM is im-
plemented. With the debugging flags on, the Pascal code 
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runs about three times faster than the HITSIM, and with 
debugging flags off, thirty times faster. Note that the Pas-
cal code, not a simulator, represents the fastest possible 
way to simulate the PLA. The HITSIM, on the other hand, 
is a simulator that can take any code that describes the 
behavior and timing of a design. 
VIII. AN INTEGRATED DESIGN SYSTEM 
The HITSIM simulator can be combined with other tools 
to form an integrated design system that fully supports the 
structured design methodology. The design flow of one 
such system currently under integration is indicated in Fig. 
6.4 
The blocks bounded by bold lines are programs, and 
those bounded by regular solid lines are data sets. The 
blocks bounded by dash lines are tasks that are currently 
performed by the user; automation of these tasks requires 
more disciplines on the design. The structure-level simu-
lation indicated in Fig. 6 can be performed by any simu-
lators that the user prefers. In addition to HIT SIM, two 
other programs used are the Pooh leaf cell design and syn-
tactic composition system5 developed by Whitney (20] and 
the BBL general routing system developed by Chen, etc. 
[21]. These two systems are selected because they both fit 
in our general framework in a clean and natural way. 
• The Pooh system manipulates and generates circuit 
schematics (listing of transistors and wires and their 
sizes) and design-rule-correct layouts based on a un-
ified representation. This is quite a contrast to the 
traditional approach of extracting circuit schematics 
from physical layouts [22], a process that is not only 
timing consuming, but also incapable of determining 
the semantic boundaries within a circuit for perform-
ing hierarchical simulation. 
• The BBL system handles arbitrarily shaped rectilin-
ear blocks, minimizes layout area and assures 100 
percent routing completion. This system also allows 
routing to be done in a hierarchical manner. 
Given the specification of a target circuit, the user first 
determines the timing strategy, the set of leaf cells to be 
designed, and the composition hierarchy for building up 
the circuit. Every leaf cell can be designed using the Pooh 
system which, upon completion, generates the following 
four pieces of data: I) the circuit schematics of the cell for 
performing timing simulation; 2) the driving resistances 
and loading capacitances of the ports required for HITSIM 
simulation; 3) the size of the cell and the coordinates of 
the ports for performing routing; and 4) the physical layout 
of the cell which will be combined with the router output 
to form the complete layout of the chip. 
4The system can be used either in a top-down or in a bottom-up fashion. 
For ease of explanation, the bottom-up design flow is presented. 
5The Pooh system consists of a physical leaf-cell design entry and a syn-
tactic composition system. To run hierarchical simulation, the result of a 
syntactic composition must be a semantic cell. This resulting cell, called a 
functional block in many design systems, is used as a (logical or semantic) 
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Fig. 6. An integrated design system. 
I Chip 
I Layout 
Based on the simulation results, the user determines the 
behavior and timing of each leaf cell. The behavior and 
timing descriptions of a collection of leaf cells are used 
for performing HITSIM simulation, using the following 
information: 1) the driving resistances and loading capac-
itances of the ports generated by the Pooh system; and 2) 
the tree structure and physical parameters of the intercon-
nects generated by the router. Note that both the behavior 
and timing specifications of the cells and the routing data 
are maintained in a hierarchical manner. With the proper 
functional and data abstraction of the composite cells, the 
user can flatten the design at any desired level for perform-
ing the HITSIM simulation. 
ACKNOWLEDGMENT 
This particular suitability of Smalltalk for an embedded 
behavior-level simulation environment was suggested by 
Prof. Marina Chen of Yale University. Some preliminary 
Smalltalk simulation experiments were performed in col-
laboration with Dr. Chen on "Dolphin" hardware at Xe-
rox, Pasadena, CA, courtesy K. Laprade, R. Lansford, 
and D. Stewart. The HITSIM simulator presented in this 
paper was implemented on the experimental "Magnolia" 
workstation of Tektronix (Beaverton, Oregon) which was 
generously provided by W. Cunningham and K. Bradley. 
REFERENCES 
[I] C. A. Mead and L.A. Conway, Introduction to VLSI Systems. Read-
ing, MA: Addison Wesley, 1980. 
[2] C. A. Mead, "Structural and behavioral composition of VLSI,·· in 
Proc. JFJP Int. Conj VLSI. (Trondheim, Norway), Aug. 1983, paper 
TC 10/WG 10.5, pp. 3-8. 
[3] M. C. Chen and C. A. Mead, "A hierarchical simulator based on 
formal semantics,·· in Proc. 3rd Caltech Cm~f VLSI, Mar. 1983. pp. 
207-223. 
[4] M. C. Chen, "Space-time algorithms: Semantics and methodology," 
Ph.D. dissertation, Computer Science, Caltech, Pasadena, May 1983. 
[5] D. Scott and C. Strachey, Toward a Mathematical Semantics for Com-
puter Languages. New York: Polytechnic Inst. Brooklyn Press, 197!. 
LIN AND MEAD: HIERARCHICAL TIMING SIMULATION MODEL 
[6] L. W. Nagel, "SPICE2: A computer program to simulate semicon-
ductor circuits," Electronics Research Laboratory, Univ. California, 
Berkeley, CA, ERL Memo ERL-M520, Dec. 1975, pp. 901-910. 
[7] B. R. Chawla, H. K. Gummel, and P. Kozak, "MOTIS-An MOS 
timing simulator," IEEE Trans. Circuits Syst., vol. CAS-22, no. 12, 
pp. 901-910, Dec. 1975. 
[8] T-M. Lin and C. A. Mead, "Signal delay in general RC networks with 
application to timing simulation of digital integrated circuits," in Proc. 
3rd MIT Conf Advanced Research in VLSI, pp. 93-99, Jan. 1984. 
[9] T-M. Lin and C. A. Mead, "Signal delay in general RC networks," 
IEEE Trans. Computer-Aided Design, vol. CAD-3, Oct. 1984. 
[10] C. Seitz, "System Timing," Introduction to VLSI Systems, Reading, 
MA: Addison-Wesley, 1980, chap. 7. 
[11] M. C. Chen, "A methodology for hierarchical simulation of VLSI 
systems," Computer Science, Yale Univ., no. YALEU-DCS-RR-325, 
Aug. 1984. 
(12] A. Goldberg and D. Roson, Smalltalk-SO, the Language and Its Im-
plementation. Reading, MA: Addison-Wesley, May 1983. 
(13] A. Goldberg, Smalltalk-SO, the Interactive Programming Environ-
ment. Reading, MA: Addison-Wesley, 1984. 
(14] J. Rubinstein, P. Penfield, and M. Horowitz, "Signal delays in RC tree 
networks," IEEE Trans. Computer-Aided Des., vol. CAD-2, no. 3, 
pp. 202-211, July 1983. 
[15] W. C. Elmore, "The transient response of damped linear networks 
with particular regard to wideband amplifiers," J. Appl. Phys., vol. 
19, no. 1, pp. 55-63, Jan. 1948. 
[16] M. Rem and C. A. Mead, "A notation for designing restoring logic 
circuitry in CMOS," in Proc. 2nd Caltech Conf VLSI, pp. 399-411, 
Jan. 1981. 
(17] T-M. Lin, "A hierarchical timing simulation model for digital inte-
grated circuits and systems," Ph.D. dissertation, Computer Science, 
Caltech, Pasadena, July 1984. 
(18] R. F. Lyon, "Two's complement pipeline multipliers," IEEE Trans. 
Commun. Technol., vol. GOM-24, no. 4, pp. 418-425, April 1976. 
[19] C. J. Terman, "Simulation tools for digital LSI design," Ph.D. dis-
sertation, M.l.T., Oct. 1983. 
[20] T. Whitney and C. A. Mead, "Pooh: A uniform representation for 
circuit level designs," in Proc. IFIP TC IOIWG 10.5 Int. Conf VLSI, 
(Trondheim, Norway), pp. 401-411, Aug. 1983. 
[21] N-P. Chen, C-P. Hsu, and E. S. Kuh, "The Berkeley building-block 
layout system for VLSI design," in Proc. Int. Conf VLSI, (Trond-
heim, Norway), pp. 37-44, Aug. 1983. 
[22] C. Baker, "Artwork analysis tools for VLSI circuits," MIT/LCS/TR-
239, May 1980. 
197 
Tzu-Mu Lin was born in Taipei, Taiwan, Repub-
lic of China, on September 15, 1956. He received 
the B.S. degree in electrical engineering from Na-
tional Taiwan University, Taiwan, in 1978, and the 
Ph.D. degree in computer science from California 
Institute of Technology, in 1984. 
From July 1980 to August 1984, he worked as 
a Graduate Research Assistant at California Insti-
tute of Technology. He was involved in many proj-
ects on integrated circuits and systems design and 
verification. He is currently with the Silicon Com-
pilers Inc., where his main responsibility is to develop methodology and 
supporting software for assuring the timing integrity and analyzing the per-
formance of compiled VLSI designs. His research interests also include 
silicon compilation, computer architecture, and concurrent processing. 
* 
Carver A. Mead, Gordon and Betty Moore Pro-
fessor of Computer Science, has taught at the Cal-
ifornia Institute of Technology in Pasadena, CA, 
for over twenty years. 
His current research focus and teachings are in 
the area of VLSI design, .ultra-concurrent systems 
and physics of computation. He has worked in the 
fields of solid-state electronics and the manage-
ment of complexity in the design of very large-
scale integrated circuits. In addition to his wide 
range of interests in solid-state physics, micro-
electronics and biophysics, he has written, with Lynn Conway, the standard 
text for VLSI design, Introduction to VLSI Systems. 
Among his many awards and honors, are the T. D. Callinan, the Elec-
tronics Achievement, the Harold Pender, the John Price Wetherhill Medal, 
and the Harry Goode Memorial Award. Dr. Mead is a fellow of the Amer-
ican Physical Society and a member of the National Academy of Engineer-
ing. 
